Regviz

Espressif Systems /ESP32-P4 /MIPI_DSI_BRIDGE /DMA_BLOCK_INTERVAL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA_BLOCK_INTERVAL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/MIPI_DSI_BRIDGE/DMA_BLOCK_INTERVAL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DMA_BLOCK_SLOT0DMA_BLOCK_INTERVAL0 (RAW_NUM_TOTAL_AUTO_RELOAD)RAW_NUM_TOTAL_AUTO_RELOAD 0 (EN)EN

Description

dsi bridge dma block interval control register

Fields

DMA_BLOCK_SLOT

this field configures the max block_slot_cnt
DMA_BLOCK_INTERVAL

this field configures the max block_interval_cnt, block_interval_cnt increased by 1 when block_slot_cnt if full
RAW_NUM_TOTAL_AUTO_RELOAD

this bit configures enable of auto reload reg_raw_num_total, 0: disable, 1: enable
EN

this bit configures enable of interval between dma block transfer, 0: disable, 1: enable

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data